EDITOR BOARD MEMBERS : VIEW ALL
Title : A Reversible-Logic Based Architecture For Artificial Neural Network
Author : Bhoopal Rao Gangadari ,Badavathu Rajender
Complex 2.5D/3D SOC design architectures with high-performance computing beyond sub-10 nm advanced node technology may be investigated and implemented. Thanks to node scalability, heterogeneous integration, and advanced design, we can think beyond the bounds of Moore's Law. limit the reach of the legislation and account for excessive power loss In the context of nanotechnology and low-power VLSI circuit designs, the science of quantum computation has seen extensive study of reversible logic functions. Digital circuits that are capable of reversible computation have significantly lower power consumption. In this work, we propose a ground-breaking new layout. Making use of logic gates that may be used in reverse, an ANN is developed. A After searching the relevant literature extensively, just a few pieces with similar content were located. To the best of our abilities, our proposed method is correct.
Editor Board
Editor in chief
Dr. Arend L Mapanawang, Sp.PD, FINASIM, PhD
Subject Area
Every article submitted to IJHMCR is screened by Turnitin software.
Indexing
PENGUNJUNG KAMI DARI BERBAGAI BELAHAN DUNIA
